TL;DR
Listen free for 30 days with Audible
Thousands of audiobooks and originals — cancel anytime.
Start your free trialAs an affiliate, we earn on qualifying purchases.
A developer has showcased a version of the Project Oberon operating system running on RISC-V hardware instead of its original RISC-5 platform. This development highlights efforts to adapt the system to modern open architectures. The project is still in early stages, with key technical details and performance metrics yet to be confirmed.
A developer has demonstrated a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 platform. This porting effort aims to adapt the historic system to a modern, open-source CPU architecture, potentially broadening its applicability and hardware support.
The project was shared via a Show HN post by the developer, who provided a working prototype of the Oberon system running on RISC-V hardware. The port involves significant modifications to the system’s low-level code to support the RISC-V instruction set and hardware interfaces, replacing the original RISC-5 architecture used in the initial Oberon implementations.
According to the developer, the port is in early development, with basic system functions operational but performance metrics, stability, and full feature support still unverified. The effort aims to preserve Oberon’s simplicity and educational value while leveraging the flexibility of RISC-V’s open architecture.
Potential Impact of RISC-V Port on Oberon Community
This development is noteworthy because it demonstrates the feasibility of running a classic, minimalist operating system like Oberon on a modern, open hardware platform. If successful, it could revive interest in the system’s educational and research applications, and serve as a proof of concept for porting other legacy systems to RISC-V. Additionally, it highlights the ongoing relevance of Oberon’s design principles in contemporary hardware environments.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 RISC-V 32-bit, up to 160MHz
- Development Ports: Multiple ports for versatile development
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background of Project Oberon and RISC-V Compatibility Efforts
Project Oberon, developed by Niklaus Wirth and colleagues at ETH Zurich, is a minimalist operating system and programming environment originally designed for RISC-5-based hardware in the 1980s. Its clean design and simplicity have made it a popular educational tool. Over recent years, there has been renewed interest in porting Oberon to modern hardware, including FPGA and other architectures.
RISC-V, an open-source instruction set architecture, has gained popularity as a flexible alternative to proprietary architectures like RISC-5. Several projects aim to adapt legacy systems to RISC-V, but porting a system as unique as Oberon has remained a niche effort. This recent demonstration marks a notable step in that direction, showing that the system can operate on a different architecture with minimal modifications.
“This is an initial proof of concept to see how well Oberon can run on RISC-V hardware. There’s still a lot of work needed to optimize and stabilize the system, but it’s promising.”
— The developer behind the port
Project Oberon: The Design of an Operating System and Compiler (Acm Press Books)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Technical Readiness and Performance Validation Unclear
It is not yet confirmed how stable or performant the RISC-V port of Oberon is. The developer has not shared detailed benchmarks or long-term stability tests. Compatibility with various peripherals and hardware configurations remains to be demonstrated, and it’s unclear whether the port can support full system features or is limited to basic functions at this stage.
Waveshare RaspRover Open-Source 4WD AI Robot,Compatible with Raspberry Pi 4B, Dual Controllers, Computer Vision, Comes with Pan-Tilt Module, PI5-4GB NOT Included
- Dual Controller Architecture: ESP32 sub-controller and Raspberry Pi 4B
- Open-source Demo Code: Based on Raspberry Pi Debian and Flask
- Rich Learning Resources: Includes tutorials, videos, and interactive guides
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps Include Stability Testing and Community Feedback
The developer plans to continue refining the port, aiming to improve stability, performance, and hardware support. Sharing detailed benchmarks and documentation is expected in the coming months. Community involvement and testing will play a crucial role in assessing the viability of this port for broader use.
youyeetoo VisionFive2 Ver. 1.3B RISC-V Single Board Computer, 4GB RAM with WiFi 6 USB Dongle, PD Power, Acrylic Case, Fan Cooler – RISC-V Development SBC Mainboard Motherboad Support NAS Openwrt
- Includes Acrylic Case and Fan Cooler: Excellent heat dissipation and protection
- 20W PD Power Supply: Stable and adequate power delivery
- WiFi 6 Module: High-speed, low-latency network connectivity
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment originally developed at ETH Zurich, designed for simplicity and educational use.
Why port Oberon to RISC-V?
Porting Oberon to RISC-V allows the system to run on modern, open hardware platforms, potentially expanding its usability and educational value.
Is the RISC-V port ready for everyday use?
No, the port is still in early development with limited stability and feature support. Further testing and development are needed before it can be considered for general use.
What are the challenges involved in porting Oberon?
The main challenges include adapting low-level hardware interfaces, supporting RISC-V instruction set differences, and ensuring system stability across hardware configurations.
Will this port support all features of the original Oberon system?
It is currently uncertain whether all features will be supported; the project is focused on basic functionality at this stage.
Source: hn
Grilling season Picks
grills
As an affiliate, we earn on qualifying purchases.
